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Abstract
Sample time error can degrade the performance of time-interleaved analog to digital converters (TIADCs). A fully digital
background algorithm is presented in this paper to estimate and correct the timing mismatch errors between four inter-
leaved channels, together with its hardware implementation. The proposed algorithm provides low computation burden and
high performance. It is based on the simplified representation of the coefficients of the Lagrange interpolator. Simulation
results show that it can suppress error tones in all of the Nyquist band. Results show that, for a four-channel TIADC with
10-bit resolution, the proposed algorithm improves the signal to noise and distortion ratio (SNDR) and spurious-free
dynamic range (SFDR) by 19.27 dB and 35.2 dB, respectively. This analysis was done for an input signal frequency of
0:09fs. In the case of an input signal frequency of 0:45fs, an improvement by 33.06 dB and 43.14 dB is respectively
achieved in SNDR and SFDR. In addition to the simulation, the algorithm was implemented in hardware for real-time
evaluation. The low computational burden of the algorithm allowed an FPGA implementation with a low logic resource
usage and a high system clock speed (926.95 MHz for four channel algorithm implementation). Thus, the proposed
architecture can be used as a post-processing algorithm in host processors for data acquisition systems to improve the
performance of TIADC.
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1 Introduction
Radio receiver designs tends to replace inaccurate and
unreliable analog blocks by digital signal processing. The
final goal of the radio receiver designers is to directly
digitize the output signal of the antenna and implement all
the receiver functions in digital hardware. This is achieved
by moving the analog to digital converter (ADC) closer to
the antenna for high-frequency and wide-bandwidth
systems [1]. For this reason, the sampling rate and bit
resolution of ADCs might become a bottleneck in modern
communication systems [2].
Depending on the application, the required specifica-
tions for these ADCs can range from 1 GS/s and 11-bit to
over 10 GS/s and 4-bit [3]. Usually, high-speed single
channel ADC architectures cannot meet the high through-
put requirements of these systems. However, parallel
implementation of ADC channels in a time-interleaved
structure can increase the sampling rate [4]. In a TIADC
structure, each channel operates at its maximum possible
speed. Therefore, time interleaving of M ADC channels
increases the speed of the overall system, being M times
faster than the single channel at the cost of a small increase
in area and power dissipation [5]: here resides the main
advantage of TIADC. Figure 1 shows a simplified block
and timing diagram of an M-channel TIADC. The analog
input signal x(t) is fed into the ADC channels periodically,
using an analog demultiplexer. In turn, digitized outputs of
the ADC channels are sent to a multiplexer to perform
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high-speed output. Typically, ADC channels operate in a fs
M
sampling rate and the timing difference between the sam-
pling instances of neighboring channels is TS. By inter-
leaving M channels, the sampling rate of the overall system
increases to fs. Additionally, the time-interleaving structure
reduces the clock network power consumption, the proba-
bility of metastable states, and increases the flexibility to
adjust the ‘power versus speed’ trade-off [6].
Despite the clear advantages of TIADC, several issues
must be considered: offset, gain and sample time mis-
matches between channels can degrade the performance of
TIADC. These mismatches are time varying and cannot be
corrected by trimming or foreground calibration methods.
They must be estimated and corrected during the normal
operation of ADC, without interruption. Due to this,
background calibration methods have been introduced in
recent years to correct the mismatch effects. The effects
from offset and gain mismatches can be easily removed by
a simple least mean square (LMS) loop [7, 8]. On the
contrary, the aperture time error introduces a significant
effect on the output signal spectrum: it depends on the
input signal frequency [9]. With an input signal frequency
of fin, the sampling time error causes image spurs to appear
at frequencies fk, given in (1), where fs is the sampling





 fin k ¼ 1; 2; 3; . . . ð1Þ
The power of the image spurs increases as the input signal
frequency increases. Therefore, the correction of thetiming
mismatch becomes more difficult for frequencies close to fs
2
.
Timing mismatch can be corrected by two methods:
VLSI circuit design and signal processing algorithms [10].
For circuit design, timing error detection is digitally per-
formed and error correction is performed in the analog
domain. In the case of signal processing algorithms, both
detection and correction are performed in the digital
domain. Most of the digital correction methods require
large digital filters or high order interpolators requiring
high power consumption and hardware resources, thus
limiting the use of these methods. On the other hand, cir-
cuit designers try to avoid digital components in the circuit
and solve this problem by analog methods such as variable
delay lines [4]. However, this method provides a limited
performance and can also increase the phase noise of the
output signal [6].
A mismatch correction algorithm presented in [11] for
two-channel TIADC mixes the output. its chopped version
produces a DC output proportional to the timing error.
Additionally, timing error correction is done by FIR fil-
tering. A modified version of this method for calibration of
four-channel TIADC has been reported in [12]. Similarly,
an error correction using a variable delay line is proposed
in [13]. In [14], authors assume the output signal to be the
sum of an ideal signal and an error term. The error signal
caused by timing skew is calculated as the product of the
derivative of the signal and the estimated timing skew, it is
then subtracted from the channel output to recover the ideal
samples. The signal derivative is obtained by applying a
differentiating FIR filter to the TIADC samples. In some
cases, error detection is done by a cross-correlation func-
tion and error correction by using a voltage controlled
sampling switch [15]. In [16], multiple filters with differ-
ent delays are used to produce different delays. Based on
the detected error, the calibration algorithm switches to the
desired delay filter. This method has a limited accuracy as
it depends on the existing number of delay filters. Blind
calibration methods are also used, requiring a high com-
putational cost [17–20]. For instance, the method proposed
in [20] requires a 7 7 matrix inversion for online
reconstruction filter design.
Channel sampling randomization method [21], split
ADC architecture [22, 23] and reference channel approa-
ches [24–27] are using extra channels to correct the timing
mismatch error. Cubic spline interpolation [9] and adaptive
calibration proposed in [28] and [29] detect the sampling
time error by applying a reference signal to the system. The
algorithm proposed in [30] estimates timing error by
comparing the mean value of the multiplication of signals
in two adjacent channels; a digitally controlled delay line,
(a)
(b)
Fig. 1 M-channel time-interleaved analog to digital converter
(TIADC) working principle: a simplified block diagram, b timing
diagram
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capacitor array based, is used to manage sampling time of
channels. Some fractional delay [31, 32], filter bank [33]
and interpolation techniques [34, 35] are used for sample
time error correction. However, they are not able to work in
all of the Nyquist band and need signal oversampling. An
interesting simple algorithm using variable delay buffers
used to manage the clock signal is proposed in [36].
A simple digital background calibration algorithm to
correct sample time error using low logic resources hard-
ware, based on a modification in the Lagrange interpolation
technique is presented in this paper. Both detection and
compensation for timing error is done in the digital
domain. Section 2 describes the proposed algorithm.
Hardware implementation and simulation results are
introduced in Sects. 3 and 4 , respectively. Sections 5
and 6 present the discussion and conclusions of this work.
2 Sampling timing calibration algorithm
A sampling time error correction algorithm for a 4-channel
TIADC is proposed. For an M-channel TIADC with overall
sampling period of Ts, sampling period for each channel is
MTs. The nth sampling instance of the ith channel Ti½n is
described in (2) [17], DTi being the timing error of the ith
channel.
Ti½n ¼ nMTs þ ði 1ÞTs þ riTs ð2Þ
For simplicity, we use normalized timing values with
respect to Ts instead of absolute values. Thus, (2) can be
represented as (3) where ti½n is the nomalized nth sampling
instance of the ith channel and ri is the relative timing error
of the ith channel (ri ¼ DTiTs ).
ti½n ¼ nM þ ði 1Þ þ ri ð3Þ
Let us to consider a two-channel TIADC. The first channel
is considered as the reference channel (r1 ¼ 0). As shown
in Fig. 2, the first channel samples in t1½n and t1½nþ 1
generate output values y1½n and y1½nþ 1, and the second
channel samples in t2½n generate the output value y2½n.
The sampling time of the second channel has an offset from
the ideal value t̂2½n, equal to DT2 ¼ r2Ts. The ideal value
for the second channel output is ŷ2½n under an ideal
sampling instance. Then, timing error correction requires
estimating the offset value from the actual samples. In
general, for an M-channel TIADC, we need to estimate the
output values of M  1 channels. In order to do this esti-
mation, two steps are considered: error detection and cor-
rection. In the error detection step, ri is obtained, and, in
the correction step, ŷi is calculated by using the ri error
previously detected.
2.1 Sampling time error detection
As defined in (4), let us define x1 and x2 as the difference
between a two sequential outputs in two-channel TIADC
where |.| denotes the absolute value.
x1 ¼ jy2½n  y1½nj
x2 ¼ jy1½nþ 1  y2½nj
ð4Þ
For a system without timing error, the average values for x1
and x2 are equal. However, in case of an offset r2 in the
sampling time of the second channel, the timing difference
between sampling instances of y2½n and y1½n is 2r2 greater
than the timing difference between sampling instances of
y1½nþ 1 and y2½n. Therefore, the average of x1 is sup-
posed to be greater than the average of x2.
In [36], it is proved that the difference between the
average values of x21 and x
2
2 can be written as in (5) where
R[t] is the autocorrelation function of the input signal.




Equation (5) shows that the timing error is proportional to
the difference of the power of x1 and x2. Figure 3 shows a
block diagram for the timing error detection in a two-
channel TIADC. In this structure, error detection requires
three steps:
Fig. 2 Waveform illustration of
timing mismatch error in a two-
channel TIADC
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• compute x1 and x2 by using two subtractors.
• calculate x21 and x22.
• take the difference between x21 and x22.
• accumulate x21  x22
2.2 Timing error correction
The goal is to estimate the desired outputs at the ideal
sampling instances. In this work, we propose the simplified
Lagrange interpolation method. Consider a signal sampled
at N þ 1 distinct instances ti, with corresponding values yi,
where i ¼ 0; 1; . . .;N. The interpolated signal value ŷðtÞ,
under an ideal sampling instance t, and based on the










ti  tj ð7Þ
In order to calculate hi, we need to compute 2N  2 mul-
tiplications, 2N additions and one division. Thus, 2N2  2
multiplications, 2N2 þ 2N additions and N þ 1 divisions
are required for computing N þ 1 coefficients. Addition-
ally, in each sampling clock cycle, N þ 1 multiplications
and N additions are required to obtain (6). All these
required arithmetic operations make it difficult to imple-
ment high order interpolators for high-speed TIADCs in a
real-time hardware system since it requires a large number
of logic resources and power. In order to reduce the
required arithmetic operations, let us consider the fourth
order Lagrange interpolator, i.e. five coefficients must be
calculated as shown in (8).
H2 ¼ ðh2; h1; h0; h1; h2Þ ð8Þ
For a two-channel TIADC, samples corresponding to the
second channel must be corrected. We need to estimate
ŷ2½n under the ideal sampling instance t̂2½n ¼ 2nþ 1. The
timing window to calculate the ŷ2½n value shown in Fig. 2
can be obtained as in (9).
s2 ¼ ðt2; t1; t0; t1; t2Þ
¼ ðt2½n 1; t1½n; t2½n; t1½nþ 1; t2½nþ 1Þ
ð9Þ
Using (3), the elements of s2 can be computed as in (10).
t2 ¼ 2n 1þ r2
t1 ¼ 2n
t0 ¼ 2nþ 1þ r2
t1 ¼ 2nþ 2
t2 ¼ 2nþ 3þ r2
ð10Þ


















In addition, it is possible to represent (11) as a polynomial
of r2 and, as the timing error is very small in comparison to
Ts (r2\\1), (11) can be approximated by the first order
Maclaurin expansion (12).
h2  0:0833r2  0:1527r22  0:0277r32 þ 0:01388r42
h1 0:6666r2  0:2222r22 þ 0:5r32 þ 0:2777r42 þ   
h0 1þ 0:75r22  0:25r42
h1  0:6666r2  0:2222r22  0:5r32 þ 0:1666r42 þ   
h2 0:0833r2  0:1527r22 þ 0:0277r32 þ 0:01388r42
ð12Þ
Neglecting orders higher than two for r2, which are obvi-
ously small, (12) can be rewritten as in (13).
h2  0:0833r2  0:1527r22
h1 0:6666r2  0:2222r22
h0 1þ 0:75r22
h1  0:6666r2  0:2222r22
h2 0:0833r2  0:1527r22
ð13Þ
Fig. 3 Timing mismatch detection block diagram
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In order to prove the assumptions made, Table 1 shows a
comparison for the approximated coefficient values and the
exact values for an error value r2 ¼ 0:01. As shown in the
table, the approximated coefficients by the second order
polynomial of r2 result in an accuracy with an error lower
than 219.
The same analysis can be done to calculate coefficients
for higher order interpolations and (7) can be rewritten as
(14) where h01;i and h
0
2;i are fixed coefficients.
hi ¼
h01;ir2 þ h02;ir22 i 6¼ 0
1þ h02;0r22 i ¼ 0
(
ð14Þ
As in (13), h01;i has the antisymmetric property and h
0
2;i has
the symmetric property (15).
h01;i ¼  h01;i
h02;i ¼ h02;i
ð15Þ












This form of calculation reduces the computation and,
additionally, there is no need to recalculate the coefficients
in each clock cycle. Nþ 1 multiplications are required to
perform h01;iðy½2nþ i  y½2n iÞ, h02;iðy½2nþ i þ y½2n
iÞ and h02;0y½2n. In addition, three multiplications are
required to multiply the first term by r2 and the second term
by r22 and computing r
2
2. On the other hand, N additions are
required to compute ðy½2nþ i  y½2n iÞ and N  2
additions are required to compute the summations in the
first and the second terms. Considering the three additions
in (16), 2N þ 1 additions are required in total. Therefore,
N þ 4 multiplications, 2N þ 1 additions and no divisions
are required to compute the algorithm, which provides a
light burden and therefore ease the hardware implementa-
tion. Figure 4 shows the architecture of the reconstruction
filter for N ¼ 5. We need to estimate the ideal values of the
samples corresponding to the second channel. For this
reason, the reconstruction filter operates in fs
2
frequency and
the samples corresponding to the first channel are delayed
for a duration equal to the latency of the reconstruction
filter so that they are fed to the output.
The output of the error detection algorithm is propor-
tional to the sampling time error and then, it does not
correspond to the exact value of the error. We propose the
error detection and correction in an LMS loop to minimize
x21  x22. The timing error detection algorithm is applied
after the interpolator. The calibrated data are applied to the
timing error detection algorithm to detect the remaining
error values. Figure 5 illustrates the complete proposed
architecture for estimating and correcting the sampling
time error for two-channel TIADC. Delayed samples of the
first channel and corrected samples of the second channel
are fed to a multiplexer to perform the output. Note that the
inputs to the MUX unit have a fs
2
sampling rate and the
output of the MUX unit has a fs sampling rate. The loop
gain, lt, controls the speed of convergence.
It is important to note that the Lagrange interpolator has
a flat response in low frequencies but imposes additional
signal phase error in frequencies higher than fs
4
. This fact
can limit the performance of the algorithm [37, 38]. Using
an LMS loop compensates for the additional phase error. In
this structure, the timing error detection algorithm can
detect the phase error imposed by the interpolator as a
timing error and correct it in the LMS loop. Therefore, the
estimated error will converge to values higher than the
actual value of the error in frequencies higher than fs
4
to
compensate for the effect of the non-flat phase response of
the interpolator.
Figure 6 shows the proposed architecture for sampling
time error correction of a four-channel TIADC. A four-
channel TIADC is considered as two separate two-channel
TIADCs. The first TIADC includes ADC1 and ADC3 and
the second, ADC2 and ADC4. In the first step, the timing
error of ADC3 with respect to ADC1, and ADC4 with
respect to ADC2, are detected and compensated. The out-
puts of these blocks are fed to another calibration block to
correct the timing error between ADC1 and ADC2.
Increasing the order of the interpolator increases the
SFDR and SNDR as well as the computational cost. For
Table 1 Comparison for
interpolator coefficients for
fourth order Lagrange
interpolator in exact values and
the approximation proposed
(r2 ¼ 0:01)
Exact values Approximated values Approximation error
h2 8:4879 104 8:4857 104 2:2 107
h1 66:450 104 66:4378 104 12:2 107
h0 1.0000750 1.0000750 0
h1 66:8946 104 66:8822 104 12:4 107
h2 8:1823 104 8:1773 104 5 107
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this reason, it is necessary to select the proper order of
interpolator. To make a decision about the order of the
interpolator, multiple Matlab simulations with different
orders of the interpolator have been done for a four channel
10-bit TIADC. Relative timing errors are assumed as
r1 ¼ 0, r2 ¼ 0:01, r3 ¼ 0:025 and r4 ¼ 0:015, with a
loop gain of lt ¼ 220.
Figure 7 shows SFDR and SNDR of the calibrated
signal compared with the order of the interpolator for an
input signal frequency of 0:4fs. As shown in the figure,
increasing the order of interpolator more than 18 has no
improvement in SFDR and SNDR. Thus, N ¼ 18 has been
selected as the most adequate order of the interpolator.
3 Hardware implementation
In order to show the real-time capability of the proposed
algorithms, a sampling time calibration core is defined. The
core can be used as a standalone device placed in the signal
Fig. 4 Proposed reconstruction filter architecture for two-channel TIADC










Fig. 6 Proposed timing mismatch calibration architecture for four-
channel TIADC
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processing sequence, or used as part of a single chip with
additional processing stages. In this case, Xilinx Virtex 7
family is used to correct sampling time error of a four-
channel 10-bit TIADC, taking advantage of its internal
DSP48E arithmetic blocks and the LUT logic resources.
Synthesis was done using Xilinx ISE 14.7 software.
Figure 8 represents the hardware implementation of the
reconstruction filter for a fifth order interpolator. It consists
of a shift registers block (SRB) and a computation block
(CB). The SRB consists of N þ 1 registers to store the
current and previous input data. All mathematical compu-
tations are done in the CB. The primary FPGA building
block for the CB is the DSP48E (FPGA embedded arith-
metic unit), which consists of a 25 18 two’s complement
multiplier/accumulator with 48-bit output, 18-bit preadder
and 48-bit postadder (Fig. 9). ALU1 and ALU2 blocks in
CB are DSP48E blocks which are set to calculate ðD
AÞ  B and ðDþ AÞ  B, respectively. These computations
are used to obtain h1;iðy½nþ i  y½n iÞ and h2;iðy½nþ
i þ y½n iÞ in Eq. 16. Finally, ALU3 blocks are set to
compute A B.
The multipliers and adders in the structure of the first
step calibration blocks are operating at a fs
4
frequency. In
order to save hardware resources, the same CB is shared
between ErrorCal1 and ErrorCal2 blocks which operate at
a fs
2
frequency (Fig. 10). Multipliers and adders in Er-
rorCal3 are also operating at fs
2
. In traditional architectures,
all multipliers and adders are working at fs frequency and
the maximum possible frequency of the system is limited
by the maximum frequency of the multipliers. In the pro-
posed architecture, multipliers and adders operate at fs
2
. This
property increases the maximum possible system
frequency(fmax).
Table 2 shows the synthesis results for the proposed
architecture. As shown in the table, the proposed calibra-
tion structure can operate at a clock frequency of
926.95 MHz and only a few percentage of the total
resources in the device are used. As explained before, the
maximum possible frequency is twice the maximum pos-
sible frequency of the DSP48E blocks.
4 Simulation results
In order to evaluate the hardware accuracy of the proposed
algorithms, simulations in the hardware domain were car-
ried out. For the constant coefficients of the interpolator,
they are converted to Q2.16 fixed point format. Input data
were generated in Matlab and saved in a text file in Q1.9
fixed point format so that they can be directly applied to the
hardware interpolator inputs using a VHDL testbench. The
hardware output values, corresponding to calibrated data,
were exported back to Matlab to evaluate the performance
of the system.
As the timing skew severely impacts the SNDR and
SFDR in high frequencies, the efficiency of the algorithm
was tested in frequencies close to fs
2
as well as low fre-
quencies. Figure 11 shows the output spectrum before and
after calibration for fin ¼ 0:09fs. In this case, undesired
tones appear at 0:16fs, 0:34fs and 0:41fs. For given error
values, the amplitude of the largest error tone is about
48:6 dB before calibration and SNDR is equal to
42.61 dB. Figure 11(b) shows the FPGA-verified result of
the proposed architecture for the spectrum of the corrected
output signal. After applying the proposed calibration
algorithm, the amplitude of the largest error tone is equal to
85:41 dB. Moreover, results show 19.27 dB improve-
ment in SNDR, i.e. from 42.61 dB to 61.88 dB.
Figure 12 shows the output spectrum before and after
calibration for fin ¼ 0:45fs demonstrating a 33.07 dB and
43.14 dB improvement in SNDR and SFDR, respectively.
Figure 13 shows the estimated timing error convergence.
Note that in the first step, timing error of the third and
fourth channels are measured with respect to the first and
second channel, respectively. Also, these error values are
estimated in a two-channel TIADCs with a 2Ts sampling
period. For this reason, the estimated timing error of the
third and fourth channels are normalized with respect to
2Ts instead of Ts. Consequently, the estimated timing error





0:0125 instead of r3  r1. Additionally, the estimated
timing error of the fourth channel should converge to
r4r2
2
¼ 0:0125 instead of r4  r2. In the second step, the
timing error of the second channel is measured with respect
Fig. 7 SFDR and SNDR of the output signal versus order of the
interpolator for input signal frequency of 0:4fs
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to the first channel in a four-channel TIADC with a Ts
sampling period and the estimated timing error of the
second channel should converge to r2  r1 ¼ 0:01.
Figure 14 shows SNDR values depending on the input
signal frequency. As seen in the figure, more than 60 dB
SNDR is achievable in more than 80% of Nyquist band for
a 10-bit TIADC. The performance of the system decreases
when the frequency of the input signal is very close to one





 0:025fs, 3fs8  0:005fs and
fs
2
 0:025fs. In these cases,
the error detection algorithm cannot detect the error values
precisely.
Fig. 8 Hardware implementation of the reconstruction filter for order N ¼ 5
Fig. 9 Xilinx DSP48E block
logical structure. Image
source: [39]
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5 Discussion
The proposed algorithm and associated hardware imple-
mentation greatly reduce the logic resources while main-
taining a high SNDR value. Table 3 provides the main
values comparing the proposed calibration structure with
other recently reported digital background algo-
rithms [4, 14, 19]. As discussed in Sect. 2.2, an order of
N ¼ 18 has been selected as the order of the interpolator in
this paper. The error estimation algorithms used in [4]
and [14] are similar to the algorithms we used in this
article. However, in [4], a 5th order improved farrow
structure is used for error correction and, in [14], an 8th
order Lagrange differentiator filter is used for error cor-
rection. In [19], a 160th order Lagrange interpolator is used
for error correction. Also, error values are obtained by a
training algorithm before starting the correction algorithm.
As shown in Table 3, all the compared algorithms show a
maximum possible SNDR based on the ADCs resolution,
but the performance of the other algorithms decreases in
high frequencies while the performance of the proposed
architecture does not degrade with a high input signal
frequency: by increasing the input signal frequency from
0:1fs to 0:45fs, the SNDR of the output signal decreases
only by 0.22 dB while other algorithms result in a larger
decrease than 8 dB. Moreover, the proposed system can




























Fig. 10 Implementation of
ErrorCal1 and ErrorCal2 using
a single computation block
Table 2 FPGA resources used by the proposed architecture, synthe-
sized for Virtex7 FPGA (7VX485TFFG1157)
Logic utilization Used Available in device
Number of slice registers 4287 607,200
Number of NuLUTs 2583 303,600
Number of DSP48 38 2800
fmax (MHz) 926.95
Fig. 11 Output spectrum at fin ¼ 0:09fs: a before calibration, and
b after calibration
Analog Integrated Circuits and Signal Processing
123
It is also important to note that there is no need for
online coefficient computation in the proposed architecture
while other algorithms require complicated computations
for the calculation of coefficients. For instance, [40] needs
to compute the inverse matrix of three 7 7 matrices for
updating the coefficients. In the proposed architecture,
multipliers and adders are operating in a fs
2
frequency while
in traditional methods, multipliers and adders operate at a fs
frequency. Moreover, there is no need for the input signal
to be in the Nyquist band.
6 Conclusion
Sample time error degrades the performance of TIADCs. A
low computation yet effective digital background algo-
rithm based on Lagrange interpolator is proposed in this
work to correct the timing error of a four-channel TIADC.
A simplified representation of the coefficients of the
interpolator decreases the computation cost dramatically as
well as the convergence time. The proposed algorithm can
Fig. 12 Output spectrum at fin ¼ 0:45fs: a before calibration, and
b after calibration
Fig. 13 Convergence of the estimated error values
Fig. 14 SNDR performance before and after calibration
Table 3 Comparision with state-of-the-art algorithms
This work [14] [4] [19]
Resolution (bit) 10 8 8 12
Channel number 4 8 4 8
Multipliers 40 59 45 160
Convergence time (k samples) 3 150 10 –
SNDR at 0:1fs 62 48 50 68
SNDR at 0:45fs 61.78 35 42 50
SFDR at 0:1fs 82.55 62 67 –
SFDR at 0:45fs 77.64 40 50 –
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suppress error tones in high frequencies as well as low
frequencies.
The proposed hardware architecture can be used as a
post-processing algorithm in the host processors of a data
acquisition systems or may be used as a standalone block.
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